8080's mnemonics

From: Tomasz Kornacki (tkorna_at_wp.pl)
Date: 12/31/03

  • Next message: KTC: "Re: HLA v1.60 is now available" 
    Date: 31 Dec 2003 05:18:37 -0800

    Hello,
    Please, would you be kind enough as to send me
    the mnemonics for the following 8080's opcodes:

    02h
    20h
    22h
    32h
    3Ah

    Also, please correct me if I am wrong, but this circuitry does not support
    accumulator POPs/PUSHes, does it?

    Thank you very much indeed.

    A VERY Happy New Year to All!

    Tom
    P.S. Are there any internet resources incorporating details
    about the 80x86's instruction sets?

  • Next message: KTC: "Re: HLA v1.60 is now available"

    Relevant Pages

    • Re: ISA quickie survey: min/max instructions?
      ... instruction sets, but I haven't tracked down many of them in scalar ... Having max/min integer opcodes will only help with that particular ... On a modern, relatively deep, pipeline with good branch prediction, the ... In both cases a branch mispredict causes a 5-20 cycle hit. ...
      (comp.arch)
    • Re: Potential FastCode speed increase?
      ... Okay - if you are sure that the instruction itself is not nor will be ... by Intel ... they probaply had reason for not to assign mnemonics ... Undocumented opcodes that would later become ...
      (borland.public.delphi.language.basm)
    • Re: Potential FastCode speed increase?
      ... they probaply had reason for not to assign mnemonics ... For other non-forward-compatible stuff Intel very ... Undocumented opcodes that would later become ...
      (borland.public.delphi.language.basm)
    • Re: QC FADD -> FADDP
      ... the LODS instruction". ... Two mnemonics for one opcode possible here because they perform the same ... FADD and FADDP differ in behavior and must have different opcodes. ...
      (borland.public.delphi.language.basm)