Re: affected 32 bits register

From: Beth (BethStone21_at_hotmail.NOSPICEDHAM.com)
Date: 03/25/05

  • Next message: IIJIMA Hiromitsu: "Re: scanf without malloc" 
    Date: Fri, 25 Mar 2005 15:41:35 GMT

    wolfgang wrote:
    > MSR implementations show the biggest difference between Intel and AMD.

    True; But, then again, as MSR stands for "machine-specific register" then
    that is somewhat in the "job description" of the registers, so to speak,
    that it can hardly be surprising that this is the case ;)...

    Beth :)

  • Next message: IIJIMA Hiromitsu: "Re: scanf without malloc"