Re: LLDT, LGDT/LIDT, SGDT, SIDT, SLDT Instructions

On Sun, 16 Oct 2005 20:59:21 +0100, "Herman Dullink" <hd7@xxxxxxxxx>
wrote:

>> Anyone here that might have used the following instructions...
>> LLDT, LGDT/LIDT, SGDT, SIDT, SLDT
>>
>> 1) Is there a good description anywhere ?
>Try the 80386 programmer's reference manual, or any of the newer versions
>from Intel.
>
>> 2) When and/or how might these instructions be used ?
>These are used by the lowest routines of the operating system. Often only at
>initialization.
>
>> 4) Are they actual registers ?
>Yes, all data that the CPU needs to operate are accessed via these
>registers.
>
>> 5) Anyone have a list of which processors support these
>> instructions ?
>All CPUs who supports protected mode, starting from the 80286 (made in
^ INTEL X86
>1982).

And compatibiles and clones. :-)

--
ArarghMail510 at [drop the 'http://www.' from ->] http://www.arargh.com
BCET Basic Compiler Page: http://www.arargh.com/basic/index.html

To reply by email, remove the garbage from the reply address.
.

Relevant Pages

  • Re: Two Click disassembly/reassembly
    ... Map the extra x86 registers to memory. ... > equivalents to the string instructions. ... > got such a limited RISC like instruction set that the assembler is more ...
    (alt.lang.asm)
  • Re: IBM 45nm -- new or licensed from Intel?
    ... 12 have 'L' sub registers, ... Just don't tell your compiler that they exist, ... to insert extra movzx instructions and avoids partial stalls all in one... ... If you want to compare the int results, you usually need to extend the ...
    (comp.arch)
  • Re: LLDT, LGDT/LIDT, SGDT, SIDT, SLDT Instructions
    ... > LLDT, LGDT/LIDT, SGDT, SIDT, SLDT ... > 2) When and/or how might these instructions be used? ... > 4) Are they actual registers? ... all data that the CPU needs to operate are accessed via these ...
    (alt.lang.asm)
  • Re: IBM 45nm -- new or licensed from Intel?
    ... registers are more restricted, but you do not need to use them (see ... instructions even if they had the option. ... For example the "low power" Silverthorne is ...
    (comp.arch)
  • Re: speed it up
    ... can load many registers at once from memory and put many instructions ... the inner loop is unrolled ... The above loop tells the compiler that 4 registers ...
    (comp.lang.cpp)