Re: Trivia Question


Charles A. Crayne wrote:
> On Wed, 04 Jan 2006 21:57:48 GMT
> "\\\\\\o///annabee" <faq@xxxxxxxxxxxxxx> wrote:
>
> :They do NOT know assembly. They are just tossing out a few cuewords to
> :play important.
>
> If you think so little of my code, I wonder why you are urging Frank to
> translate it from FASM to NASM.

Chuck, you've been around here long enough to know the story. Anyone
who posts something that other readers might find interesting around
here is considered a "glory-hogging anti-assembly (and anti-GPL)
hound." Unless, of course, that information comes from the RosAsm camp.
The quiz question was a good one. No doubt, many lurkers have learned
several things because you've started the thread, like:

1. PUSHA/PUSHAD push registers in a specific order.
2. The registers get pushed on opcode sequence (which, of course, is
the same sequence as the "rrr" bits in the register encoding of all
instructions, as "rrr" is one of the bit fields in the PUSHA/PUSHAD
instructions).
3. This knowledge is useful for purposes other than trivia.

Bottom line is that Rene and Wannabee cannot stand it when an
interesting thread develops around here and they are the start of such
threads (or, conversely, that people have little interest in the
threads they do start).

Cheer up. The fact that they attack you on this pretty much means that
they were impressed and wish they'd started something like it.

Cheers,
Randy Hyde

.

Relevant Pages

  • Re: Two Click disassembly/reassembly
    ... Map the extra x86 registers to memory. ... > equivalents to the string instructions. ... > got such a limited RISC like instruction set that the assembler is more ...
    (alt.lang.asm)
  • Re: IBM 45nm -- new or licensed from Intel?
    ... 12 have 'L' sub registers, ... Just don't tell your compiler that they exist, ... to insert extra movzx instructions and avoids partial stalls all in one... ... If you want to compare the int results, you usually need to extend the ...
    (comp.arch)
  • Re: IBM 45nm -- new or licensed from Intel?
    ... registers are more restricted, but you do not need to use them (see ... instructions even if they had the option. ... For example the "low power" Silverthorne is ...
    (comp.arch)
  • Re: speed it up
    ... can load many registers at once from memory and put many instructions ... the inner loop is unrolled ... The above loop tells the compiler that 4 registers ...
    (comp.lang.cpp)
  • Re: PIC vs ARM assembler (no flamewar please)
    ... addressing modes - you don't have to use half a dozen instructions just ... perhaps including the CPU32 addressing modes (all ... And having some more registers ... The ARM instruction set is not particularly nice for assembler ...
    (comp.arch.embedded)