6 Uops Equals One Clock Cycle???

From: Bryan Parkoff (bryan.nospam.parkoff_at_nospam.com)
Date: 03/31/04

  • Next message: pH: "Re: A 233 byte PE-COFF executable" 
    Date: Wed, 31 Mar 2004 00:30:33 +0000 (UTC)

        I understand that 411 Pattern uses to convert 4, 5, or 6 uops to one
    clock cycle. It is the most important to find each instruction that it has
    2, 3, or 4 uops before adds second and third instruction that second and
    third instruction only have 1 uops. It sounds like that three instructions
    can be executed at the same time under only one clock cycle.
        Do you think that it can be very difficult by trying to locate
    instruction with a number of uops from the table?
        Do 411 Pattern still useful for Pentium 4 and Pentium 5 (Presc)? 

    -- 
Bryan Parkoff
  • Next message: pH: "Re: A 233 byte PE-COFF executable"

    Relevant Pages

    • Re: Sydney-X1 FPGA Computer Challenges Commodore, Amiga and Apple
      ... the simple empty loop takes about .75 nanoseconds per iteration. ... >> that 1 instruction per clock cycle is plausible. ... have the CPU speed that is 1000X or even more than of a VAX11/780. ...
      (sci.electronics.design)
    • Re: Doubt reg MIPS Vs MHz
      ... >>>Is there a way to calculate MIPS from MHz ?? ... >> execute several instructions in one clock cycle. ... >> clock cycles to perform one instruction. ... effectively doubles the computation power of the DSP when executing code ...
      (comp.dsp)
    • Re: need more than 15 accuracy
      ... much time for a computer to do that many iterations. ... start working on the next instruction before it has finished processing ... takes more than one clock cycle because there is a fair bit of work ... quad Xeon could potentially operate at a -lower- clock frequency ...
      (comp.soft-sys.matlab)
    • Re: Doubt reg MIPS Vs MHz
      ... >> There is very little relationship between MHz and MIPs. ... Some machines execute ... >> several instructions in one clock cycle. ... >> people think of as an instruction tends to be something doing several times ...
      (comp.dsp)
    • VAX clock cycles per instruction
      ... clock cycle for register use ... total for that instruction. ... load instruction that reads from memory and writes to a register, ... should i add 2 CC for memory access and 1CC still for register use? ...
      (comp.os.vms)