Re: IDE HDD control

From: Cameron Gibbs (spamtrap_at_crayne.org)
Date: 09/25/04

  • Next message: Devesh Agrawal: "Re: Help Wanted : Protected mode console input and output routines library" 
    Date: Sat, 25 Sep 2004 18:14:56 +0000 (UTC)

    Reply embedded.

    _________________________________
    "wolfgang kern" <nowhere@nevernet.at> wrote in message news:<cj0n6a$hpm$2@newsreader1.utanet.at>...
    > Cameron Gibbs asked:
    >
    > | Hey again friendly peoples :)
    > :) sure?
    > | Looking at the I/O IDE interface again and seeing how for example:
    >
    > | Primary IDE Controller, master drive:
    > | Address: 1F0-1F7h
    > | 8 Bytes
    >
    > Same ports for 'Primary slave drive'.

    That basically answers my question.
    Thanks!

    > port 1f0 is four (two on older) bytes wide.

    I was thinking that some knowledgeable person would pick up on the 8
    byte reference.
    Speaking just about the older interface (negating newer improvements):
    I was aware that the register at 1F0 was actually 16 bits making the
    interface 9 bytes (I should perhaps say 8 registers).

    However I was not aware that one could have 32 bit registers mapped to
    the 16 bit I/O address space.
    Might the 16 bits for the I/O space refer only to the number of
    possible I/O addresses?
    Otherwise maybe the HDD controller just handles the doubleword hit
    using the 16 bit register. Squeezing it through one clock strike or
    whatever?

    > Some controllers allow dword writes to 01f3 (LBA 0..27)
    > bits 28..31 (high nibble of 01f6) are 'E' for master and 'F' for slave.

    Any idea how to determine what HDDs would accept such a write and what
    HDDs would not?
    While I am asking that, how would one go about determining the
    presence or absence of a drive?

    No further confusion at this time.
    Thanks wolfgang

    >>From Cameron.

  • Next message: Devesh Agrawal: "Re: Help Wanted : Protected mode console input and output routines library"

    Relevant Pages

    • U5 and U60: PCI slot weirdness
      ... satalink0: ... RTL8019 network card is recognized just fine). ... Command register: 0x0007 ... I/O space accesses: on ...
      (comp.sys.sun.hardware)
    • Re: How to inhibit Enabling of I/O Resource
      ... I have a PCI device which is able to export its Control/Status ... Register space to both Memory and I/O Address Space. ... The resource requirements list reads as follows: ... Space bit in the Command Register of PCI Configuration Space enabled. ...
      (microsoft.public.development.device.drivers)
    • Help! RTL8139 card
      ... Basic mode control register 0x1100: ... Even if there are conflicting IRQ and I/Os, how do I change the IRQ and I/O for that module? ...
      (comp.os.linux.networking)
    • The Education of MassiveProng (Pt 3 of 275) (001/634) (557/634)
      ... write to the Relocation register is done through the Index/Data ... An I/O mapping process is an alternative to the Index/Data register ... pair to access the PCI Configuration registers. ...
      (sci.electronics.design)