Re: Branch/load delay in x86 architecture?
From: Charles A. Crayne (spamtrap_at_crayne.org)
Date: 10/27/04
- Next message: Michael : "Re: Can't get full drive transfer rate -- what am I doing wrong?"
- Previous message: Grumble: "Re: TLB Shootdown Examples ?"
- In reply to: Wendy E. McCaughrin: "Re: Branch/load delay in x86 architecture?"
- Next in thread: Erik Larsson: "Re: Branch/load delay in x86 architecture?"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Date: Wed, 27 Oct 2004 03:49:34 +0000 (UTC)
On Wed, 27 Oct 2004 03:04:06 +0000 (UTC)
"Wendy E. McCaughrin" <spamtrap@crayne.org> wrote:
:This is not an assembly-programming issue: it is an architecture-dependent
:issue that varies from one platform to another. This newsgroup is about
:assembly-language programming, which means it deals with SOFTWARE issues,
:not HARDWARE issues.
Quite to the contrary -- This newsgroup is about assembly-language
programming on a specific hardware platform, and therefore an understanding
of that specific hardware is very much on topic.
- Next message: Michael : "Re: Can't get full drive transfer rate -- what am I doing wrong?"
- Previous message: Grumble: "Re: TLB Shootdown Examples ?"
- In reply to: Wendy E. McCaughrin: "Re: Branch/load delay in x86 architecture?"
- Next in thread: Erik Larsson: "Re: Branch/load delay in x86 architecture?"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Relevant Pages
|
