Variables on x86 Cache (L1 or L2) rather than Registers?
- From: "HellsRaison" <spamtrap@xxxxxxxxxx>
- Date: 24 Apr 2006 19:39:12 -0700
I'm in a beginners Computer Science class, and I was wondering if in
Assembly Language you could hold variables on the CPU's cache? Rather
than just the registers?
Or is the cache (L1/L2) where the stacks are located?
Thanks! :D
.
- Follow-Ups:
- Re: Variables on x86 Cache (L1 or L2) rather than Registers?
- From: Tim Roberts
- Re: [Clax86list] Variables on x86 Cache (L1 or L2) rather than Registers?
- From: Charles A. Crayne
- Re: Variables on x86 Cache (L1 or L2) rather than Registers?
- Prev by Date: Re: Syscall interface
- Next by Date: CISC vs RISC concepts -- from an assembly view
- Previous by thread: CPU identification
- Next by thread: Re: [Clax86list] Variables on x86 Cache (L1 or L2) rather than Registers?
- Index(es):