Re: Variables on x86 Cache (L1 or L2) rather than Registers?
- From: Tim Roberts <spamtrap@xxxxxxxxxx>
- Date: Tue, 25 Apr 2006 05:51:09 GMT
"HellsRaison" <spamtrap@xxxxxxxxxx> wrote:
I'm in a beginners Computer Science class, and I was wondering if in
Assembly Language you could hold variables on the CPU's cache? Rather
than just the registers?
Or is the cache (L1/L2) where the stacks are located?
Memory is very, very slow, and you don't want the processor waiting around
for stuff to come from that slow memory. So, any time you read anything
from memory (including instructions, stack, and data), the memory
controller reads a big chunk around that address into the caches. When you
read the next byte, it can be read directly from the cache, which is VERY
high speed.
Caching is all handled automatically. You can only touch it indirectly,
and then only a very few extremely high-performance programs do so.
--
- Tim Roberts, timr@xxxxxxxxx
Providenza & Boekelheide, Inc.
.
- References:
- Variables on x86 Cache (L1 or L2) rather than Registers?
- From: HellsRaison
- Variables on x86 Cache (L1 or L2) rather than Registers?
- Prev by Date: Re: prefetch seem don't work ?!
- Next by Date: Re: CISC vs RISC concepts -- from an assembly view
- Previous by thread: Re: [Clax86list] Variables on x86 Cache (L1 or L2) rather than Registers?
- Next by thread: CISC vs RISC concepts -- from an assembly view
- Index(es):
Relevant Pages
|
