Re: dual core and c

On 29 Feb 2008 at 15:13, kerravon wrote:
Assuming I am running a C program that is doing some cpu-intensive
work
such as zip -9, I can understand:

If I have 8 CPUs, then it will make no difference at all to the zip
program,
it will only run on one of the CPUs, although this does allow me to
run 8
separate zips simultaneously, which would be cool on a large site.

But what I don't understand is the concept of a "core", as in "dual
core".
What implications does that have for a C program like zip? Does it
have the ability to look at the instructions ahead of time and
pipeline
them or something? Pipelining is something that has been around for
a long time. Did someone just get the bright idea to call it dual
core
instead or what?

And HeathField's attack dogs are unleashed in 3... 2... 1...

.

Relevant Pages

  • dual core and c
    ... If I have 8 CPUs, then it will make no difference at all to the zip ... But what I don't understand is the concept of a "core", ... have the ability to look at the instructions ahead of time and ...
    (comp.lang.c)
  • Re: Deep Fritz for Core2 Duo?
    ... You can switch the free Crafty engine into running on multiple cores and it will give a fair benchmark of how system would behave with other chess engines. ... CPUs 6403 kN/s ... Only in a badly designed parallel search strategy. ... Two cores on a slow multicore against one core on a nominally twice as fast machine with the same engine would be an interesting test. ...
    (rec.games.chess.computer)
  • Re: Parallel/Multiprocessing script design question
    ... the number of CPUs, or perhaps two times the number of CPUs. ... output to the next step in the pipeline. ... The code for all the steps will *not* be loaded into the cache; ... the data of a input file will probably not fit in the CPU cache. ...
    (comp.lang.python)
  • Re: Beyond multicore
    ... Using 200-odd pins to support a DDR-III ... device between this DRAM and the on-die Memory Controller. ... linear scaling) current 3 GHz CPUs need about 10 GBytes/sec of DRAM BW/ ... In order that each CPU core has about the same L-big ...
    (comp.arch)
  • Re: Beyond multicore
    ... Using 200-odd pins to support a DDR-III ... device between this DRAM and the on-die Memory Controller. ... linear scaling) current 3 GHz CPUs need about 10 GBytes/sec of DRAM BW/ ... In order that each CPU core has about the same L-big ...
    (comp.arch)