74ls373 or 74ls374 to FPGA?

From: vax,3900 (vax3900_at_yahoo.com)
Date: 02/26/04 

Date: Wed, 25 Feb 2004 22:44:34 -0500

Hi guys,
  I am developing a project that involves tens of 8 bit buffers. I am
designing it with regular TTL logic but maybe in the future I will use FPGA
if the project works. Well, I know developing with FPGA is better but I
just don't have the initial investment and I have a lot of experience with
TTLs.

I can design it either with 74ls373 or 74ls374. If I use 74ls374, they will
not share a common clock. I am wondering which design is easier to transfer
to FPGA or CPLDs. I have little experience with FPGAs. What I know is that
they like registers with common global clock. Please inform me... Thank
you.

vax3900

Relevant Pages

  • Re: 74ls373 or 74ls374 to FPGA?
    ... > I am developing a project that involves tens of 8 bit buffers. ... > designing it with regular TTL logic but maybe in the future I will use FPGA ... I know developing with FPGA is better but I ... > they like registers with common global clock. ...
    (comp.arch.embedded)
  • Re: 74ls373 or 74ls374 to FPGA?
    ... > I am developing a project that involves tens of 8 bit buffers. ... >designing it with regular TTL logic but maybe in the future I will use FPGA ... I know developing with FPGA is better but I ... >they like registers with common global clock. ...
    (comp.arch.embedded)
  • Re: Tiny CPU NIBZ (Successor to Indi)
    ... the CPU, you can't say where the critical path is. ... before you start designing the CPU to support an instruction set, ... An emulator is very useful to find out how good your processor ... Has anyone considered implementing it in an FPGA? ...
    (comp.lang.forth)
  • Re: FPGA area use by module?
    ... I'm designing a Spartan 3 FPGA with ISE 9.2 and just hit the point where ... the FPGA couldn't be routed anymore since it was too full. ... which ones use a lot of area so optimizing them would win me significant space. ... Is there a tool (or am I overlooking something in ISE) which tells me which ...
    (comp.arch.fpga)
  • Re: FPGA area use by module?
    ... Philip Herzog schrieb: ... I'm designing a Spartan 3 FPGA with ISE 9.2 and just hit the point where ... the FPGA couldn't be routed anymore since it was too full. ... Is there a tool (or am I overlooking something in ISE) which tells me which ...
    (comp.arch.fpga)