CPLD and FPGA designs

From: Scott McDonnell (devilingr_at_NOSPAMexcite.com)
Date: 03/06/04 

Date: Sat, 06 Mar 2004 07:28:17 GMT

Ok, I am about to get myself a dev kit from Xilinx or Lattice to start
working in HDL language. The know the basics of HDL programming, and have
the materials to learn the rest, now I just need to start experimenting with
real parts.

This question is about synthesis (and is a bit premature, I confess.) The
only disadvantage I see to using FPGAs in a design is that some kind of ROM
must be attached to configure the FPGA. After I have a final, working design
and want a single chip solution, what is the next step? Do I send my code to
a vendor that makes masked parts? Is there a OTP FPGA? Are there FPGAs with
flash ROM built in?

Sorry if these questions seem like newbie questions, but I have found tons
of resources on HDL programming, but very little on actually going from
software to hardware.

Thanks for the help!
Scott

Relevant Pages

  • Re: CPLD and FPGA designs
    ... I think I will probably work with CPLDs to begin with, ... move on to FPGAs to implement in some of my real projects. ... As far as languages - mostly, I am familiar with ABEL, but from the Verilog ... The know the basics of HDL programming, ...
    (comp.arch.embedded)
  • Re: CPLD and FPGA designs
    ... The know the basics of HDL programming, ... > only disadvantage I see to using FPGAs in a design is that some kind of ROM ... FPGAs have thousends to millions of Flipflop macrocells. ... The CPLDs have their own EEPROM onboard, ...
    (comp.arch.embedded)
  • Re: CPLD and FPGA designs
    ... The know the basics of HDL programming, ... > only disadvantage I see to using FPGAs in a design is that some kind of ROM ... There are EEPROM/Flash-based non-volatile FPGAs. ...
    (comp.arch.embedded)