Re: PPC405 sleep?

From: newman5382 (
Date: 02/21/05

Date: Mon, 21 Feb 2005 15:44:30 GMT

"Bo" <> wrote in message
> We discovered the source of our 'cant wake up' problems late Friday....
> unfortunately, I have not determined how, or even if, the problem can be
> or should be circumvented....
> Here's the story of what was/is:
> 1)We put uP to sleep
> 2)An ext int happens.
> 3)The uP wakes up:
> 3a)Stores the context, all regs, etc on his ISR context stack--
> including MSR register.
> 3b)We mod the TCR to re-enable timer interrupts
> 3c)The ISR is serviced
> 3d)The original context is restored.
> 4)Now, we're back asleep since orig context is restored.
> So we're continuously being put back to sleep and our mods to the TCR/MSR
> are promptly overwritten by the ISR context restore at the interrupt exit.
> We tried modifying SRR1 in the ISR to clear the WE bit--but that doesn't
> work. It apparently uses the ISR stack context copy and then restores SRR1
> from the stack, then SRR1 to MSR upon rfi.
> I'm looking at how to circumvent it in asm. Your thoughts?
> I understand some VHDL needs to be written for a full implementation of
> power management--but I'm not at all sure how it is all supposed to play
> together. I read about the sleep req and other signals--but I don't follow
> how this comes into play with the level of management I am currently
> trying to get working. The VHDL does make sense to me when you start
> actually physically changing clk freq or disabling clk into the 405 core.
> An example from Xilinx is apparently too much to hope for... to my and my
> FAE's knowledge there are no CPM examples or std. CPM core--not even for
> their ML310 development boards, but I digress.
> As an aside, I cannot seem to find an asm instruction that allows you to
> store the contents of a given register at a desired location (ie offset
> from stack context register R31). In other words, what instruction would I
> use to store contents of R20 at address specified by (R31 + offset)? And
> the doc from Xilinx does not have all instructions that the compiler is
> generating (like "lis").
> Paul

I don't pretend to completely comprehend what you found, but I think a "Nice
Catch" is in order.

I saw in the ppc_ref_guide.pdf that

lis has an equivalent mnemonic addlis page 534. The user is required to
skip around this document to look up a simple thing, and it is quite


Relevant Pages

  • Re: T2000 performance Vs V240
    ... It seems that the 1Ghz clock is somehow multiplexed between the 4 threads of a core. ... But, there is a bit for each context, so that if the context doesn't ... have hazards which cause delays. ... instruction tests the result of that, ...
  • Re: PPC405 sleep?
    ... We discovered the source of our 'cant wake up' problems late Friday.... ... we're back asleep since orig context is restored. ... are promptly overwritten by the ISR context restore at the interrupt exit. ...
  • Re: left click is bringing up context menu
    ... 2004 Windows MVP "Winny" Award ... the context menu never gets corrected. ... >> have tried restoring to a previous day's restore point. ... >> Here's the .reg file I was talking about: ...
  • Re: x86_64 frame pointer via thread context
    ... >> From what I understand, when you signal a thread, the signal handler ... >> executes in the thread context and not the main process context. ... So whatever sleep does to the main process ... Mandrake is due to the toolchain they use versus other distros? ...
  • Re: 2.6.21-rc7: BUG: sleeping function called from invalid context at net/core/sock.c:1523
    ... > l2cap_connect_cfmfrom softirq context. ... why this particular driver's .disconnect() couldn't sleep. ... they can sleep, but they should avoid abusing the privilege. ... atomic notifier chain (when that classification happened with the new ...