Re: HC12 Jtag

"Repzak" <repzakGED@xxxxxxxxxxx> schrieb im Newsbeitrag
news:42739405$0$79453$14726298@xxxxxxxxxxxxxxxxxx
>
> >
> > you dont need to run at 25MHz, 25MHz is the maximum possible !!
> > just add 4 wires to printer port and that will do as well :)
>
> Hej
>
> Well when i have to make it work with the E-MAC/Phy in the uC i have to
run
> 25Mhz to fit their speed and end up with 100mbit
>
> but kan i run diferent speed on the jtag than the master clock ?
>
> Kasper
>

JTAG clock is TOTALLY ASYNC and totally independant !
from 0.01 Hz to the maximum supported by the JTAG port (this may be higher
then the max clock for the chip)

antti


.

Relevant Pages

  • Re: this JTAG thing is a joke
    ... Nothing works and nobody knows why. ... because the JTAG inputs was sensitive to non-perfect transitions, which means you have to treat the almost DC like JTAG like a GBit transmission line. ... Simulate a 5 MHz clock signal ?. ... On many FPGA's, especially Xilinx, the JTAG signals are on pins that can be used as ...
    (comp.arch.fpga)
  • Re: Jtag clocks
    ... data overrun in it's internal logic. ... how can I adaptive clock it? ... The overrun response doesn't indicate that the JTAG speed is too high, ... down to several K bytes per second just reading sram. ...
    (comp.arch.embedded)
  • Re: Jtag clocks
    ... data overrun in it's internal logic. ... how can I adaptive clock it? ... The overrun response doesn't indicate that the JTAG speed is too high, ...
    (comp.arch.embedded)
  • Re: this JTAG thing is a joke
    ... a processor in order to program a flash memory (because the ... Nothing works and nobody knows why. ... complaint/cry/whatever was about a implementation of JTAG from scratch. ... Simulate a 5 MHz clock signal ?(Yeah yeah, I know, its transition ...
    (comp.arch.fpga)
  • Re: ML401 JTAG configuration problem
    ... > i would recomend to try to set the global clock to jtag clk. ... the ML401 for direct JTAG config, ...
    (comp.arch.fpga)