Re: SPI slave select signals
- From: "GMM50" <george.martin@xxxxxxx>
- Date: 30 May 2005 06:47:36 -0700
praveen.kantharajapura@xxxxxxxxx wrote:
> Hi all,
>
> In an SPI interface i have got 4 slaves and one master
> What i wanted to know is wether the master can assert two slave
> selects(SS_N) simultaneously OR is there a restriction that master can
> assert only one slave select.
Depends on the design of the master. The NIOS II used in the Altera
FPGA permits me to asers any number of the SPI select lines.
But also as has been pointed out if the slaves all try to respond with
data you've got problems on the SOMI singal line.
gm
.
- References:
- SPI slave select signals
- From: praveen . kantharajapura
- SPI slave select signals
- Prev by Date: Regarding UART(UART is printing infinite times, though not used any loops)
- Next by Date: mc68hc705
- Previous by thread: Re: SPI slave select signals
- Next by thread: Re: SPI slave select signals
- Index(es):
Relevant Pages
|
