Re: HDLC Synchronous RS232

hi,
thanks for your response.
as you have said iam able to see the 0x7f on the TXD line after the
Transmitter is enabled. my only problem is iam not able to see the
clock signal on the TXCLK line.

I have set the PAPAR reister to all 1's i.e PAPAR = 0xffff

PAODR = 0x0000;
PADAT = 0xffff;
PADIR = 0x0000;
PAPAR = 0xffff;

is there any problem with the above register settings?

In the current scenario iam initializing BRG4 to 19.2 kbps and using it
for the ports SCC2 and SCC3

BRGC4 = 0x020000;
BRGC4 = 0x0100a2;

SICR &= 0xff0000ff;
SICR |= 0x001b1b00;

can u pls check my above settings for SICR and BRGC registers and see
if iam doing it right?

thanks,

Anton Erasmus wrote:
> On 27 May 2005 09:01:06 -0700, "sunil" <sunil_maryala@xxxxxxxxxxxxxx>
> wrote:
>
> >hi all,
> >
> > iam currently programming MC68360 board processor SCC's to work for
> >Synchronous HDLC and iam taking out RS232 pin outs from the P2
> >connector.
> >
> >I have initialized the registers and set jumpers according to the
> >instructions. but iam not getting the Clock signals from the TXCLK
> >lines.
> >can u pls give me some hints what r the things that can go wrong which
> >will lead to this kind of problem.
> >
>
> Are you seeing flags on your TX line ? 0x7F at whatever bitrate
> you are using. If the transmitter is enabled, HDLC mode selected
> you should see 0x7F on the TX line. If not, then either you have not
> enable HDLC mode, or TX is disabled ot you have selected to not have
> flags in idle mode.
>
> Regards
> Anton Erasmus

.

Relevant Pages

  • Re: HDLC Synchronous RS232
    ... >as you have said iam able to see the 0x7f on the TXD line after the ... >can u pls check my above settings for SICR and BRGC registers and see ... You probalby need to set up some registers that has ... HDLC mode selected ...
    (comp.arch.embedded)
  • Re: HDLC Synchronous RS232
    ... i have enabled the transmitter using the Enable Transmitin GSMR ... register. ... please get back to me with some hints. ... but iam not getting the Clock signals from the TXCLK ...
    (comp.arch.embedded)
  • Re: HDLC Synchronous RS232
    ... >Synchronous HDLC and iam taking out RS232 pin outs from the P2 ... HDLC mode selected ... enable HDLC mode, or TX is disabled ot you have selected to not have ...
    (comp.arch.embedded)
  • Re: HDLC Synchronous RS232
    ... Synchronous HDLC and iam taking out RS232 pin outs from the P2 ... HDLC mode selected you should see 0x7F on the TX line. ... If not, then either you have not enable HDLC mode, or TX is disabled ot you have selected to not have flags in idle mode. ... tauno voipio iki fi ...
    (comp.arch.embedded)