Re: Flash Prom Size
On 29 Aug 2005 06:06:51 -0700, "NAV" <anandnavin@xxxxxxxxx> wrote in
comp.arch.embedded:
> Hi All:
> I am in the process of development of code with some for controlling
> some FPGA's, I am hitting a road block where the Flash Prom size is
> smaller than the code size. Can anyone let me know if there are any
> compression algorithms for compressing data into flash and decompress
> when loading it into the FPGA's...
>
> If there are any links I would appreciate if you could direct to them
>
> Thanks in advance
That depends on a lot of things. How is the code getting from the
flash and into the FPGA? Is it an automatic device from the FPGA
manufacturer, or is there a microcontroller or microprocessor in
between? What is the format of the data in the flash? Is it already
binary or in some sort of text representation, like JEDEC or some
proprietary format? Who is the manufacturer of the FPGA?
And finally, why can't you use a larger flash?
--
Jack Klein
Home:
http://JK-Technology.Com
FAQs for
comp.lang.c
http://www.eskimo.com/~scs/C-faq/top.html
comp.lang.c++
http://www.parashift.com/c++-faq-lite/
alt.comp.lang.learn.c-c++
http://www.contrib.andrew.cmu.edu/~ajo/docs/FAQ-acllc.html
.
Relevant Pages
- Re: cheapest FPGA?
... tend to come with lots of other stuff (ethernet, large flash, USB etc.) which I don't need. ... it proabably more than your target price 7.5 (depend how ... tern dominated by the cost of testing the I/Os. ... and the $8ish FPGA. ... (comp.arch.fpga) - Why Spartan-3e is the best
... RAM based FPGA offerings). ... * can load not only from SPI Flash but also from Atmel Dataflash ... S3e and MMC Card socket can boot from the removabale flash media ... This is VERY good feature as it allows cheap Flash ROMs to be used for both ... (comp.arch.fpga) - Re: Are there Quartus II Web Edition limitations?
... NIOS development kit. ... the FPGA and the Web Interface of the NIOS implementation on ... that I don't need any flash functionality of Quartus ... The idea of using the EPM7128 along with a parallel flash is that the same flash device can be used for the FPGA image and the Nios program, it can be programmed under the control of the Nios, and it can store two images. ... (comp.arch.fpga) - Re: SimmStick FPGA module
... >> Program the serial Flash with the Java program. ... >> Now you start changing JOP, e.g. do some FPGA development. ... It was not the idea to exectue code direct from the SD card. ... As the TINI is a VERY slow JVM, JOP could be a fine replacement ... (comp.arch.embedded) - Re: Xilinx vs Altera
... a bit by using the processor to download the FPGA configuration - no need for a configuration flash, and it's easier to update the fpga software in the field. ... I might also suggest an FTDI FT2232C USB device - you can use it to download software into an FPGA or a processor via SPI or UART, thus avoiding any flash at all on the card. ... Since I'll put the FPGA on the CPU bus, I could use a small SPI flash to program the FPGA into a SRAM containing the CPU bootloader, this way I can do without the parallel Flash and the special cable to program it. ... Then it uses an SPI interface to download the fpga firmware into the fpga, so that the fpga does not have any configuration flash devices. ... (comp.arch.fpga) |
|