ethernet - DP83847 PROBLEM

Hello Everyone,
I have few questions regarding the DP83847 PHY. I have this PHY on
xilinx virtex fpga board.
I need to write an ethernet mac in the fpga to send the packets to the
PC through the PHY. Initially, to start with i am implementing the
transmit module.
1) when i hardware reset the PHY, the link estabilishes between the PC
and the fpga board, but whatever data i put on the MII interface on the
TXD(3:0), i am not able to see anything when i check the pin
TD+- in the oscilloscope. For some reason the PHY is not transmitting
the data.
a) Do i need to initialize the PHY before/after i hardware reset
it. If yes how?
b) By default , if i hardware reset, the PHY will act in 100 mbps
full duplex mode. So i guess , just to test this PHY, i dont have to
use MDC and MDIO right?
c)Do i need to exactly send the ethernet packet format to the PHY
inorder to test it correctly with the oscilloscope or will i be able
to see any data if i check it in the oscilloscope?
d) will i see a sinusoid on the TD+ pin when i check it in the
oscilloscope or is it a square wave.

I would appreciate , if you could please answer my questions as soon
as possible.

thanks
ashwin

.

Relevant Pages

  • Re: ethernet - DP83847 PROBLEM
    ... I have few questions regarding the DP83847 PHY. ... I have this PHY on xilinx virtex fpga board. ... I need to write an ethernet mac in the fpga to send the packets to the PC through the PHY. ... when i hardware reset the PHY, the link estabilishes between the PC and the fpga board, but whatever data i put on the MII interface on the TXD, i am not able to see anything when i check the pin TD+- in the oscilloscope. ...
    (comp.arch.embedded)
  • ethernet phy- DP83847
    ... I have few questions regarding the DP83847 PHY. ... when i hardware reset the PHY, the link estabilishes between the PC ... and the fpga board, but whatever data i put on the MII interface on the ... TD+- in the oscilloscope. ...
    (comp.arch.fpga)
  • Re: Ethernet+FPGA
    ... I already checked opencores before posting this. ... schematic description on how to interface the FPGA I/Os to the LAN ... The OpenCores Ethernet MAC connects to a "PHY" through the MII port. ...
    (sci.electronics.design)