arm semihosting through MultiICE



I am trying to understand how semihosting is implemented using the ICE
infrastructure with ARM. Specifically, I am interested in knowing how software
interrupts (SWIs) within the ARM processor interact with overlying
MulitICE emulators once a semihosting operation (such as printf) is
encountered.From what I can see this interrupt handling routine is
inserted into the executable by libraries
that are linked into the application, but have not been able to find their
implementation.
Any information in this regard would be greatly helpful.
Also are there public docs describing the protocol used in interaction
between a MultiICE emulator and an EmbeddedICE module within an ARM
part?
Thanks,
-Bhanu



--
----
"Love your enemies: they'll go crazy trying to figure out what you're up to!"


.



Relevant Pages

  • Re: [patch 00/50] genirq: -V3
    ... existing ARM IRQ handling code. ... we do not actively mask interrupts when disable_irq ... with the current flow handler;) ... (mask/ummask's being called from the flow handler instead of just ...
    (Linux-Kernel)
  • Re: Looking for good C book
    ... Core and related on chip peripherals such as accessing the interrupts, ... generic ARM book that describes them. ...
    (comp.sys.arm)
  • Preempt Real-time for ARM
    ... This is a release of Preempt Real-time for ARM. ... The timing also excludes syscalls. ... The biggest point of discussion relates to the interrupts in threads ... from the generic irq handling, but I'm open to other ideas. ...
    (Linux-Kernel)
  • Re: Microcontroller comparission
    ... Why do you care how many interrupts there are? ... part that can work over the range of speeds? ... There are ARM MCUs that can do this job and give you a lot more speed. ...
    (comp.arch.embedded)