Re: Ulf, what of these new AVRs? :)


Ricardo wrote:

> > I was looking at this very issue the other week for a project that is
> > currently in a mega128 at 8MHz. I need more CPU horsepower, and more
> >
> Are you using that much FLASH for data or code?
> If it's for data (const tables, strings and so on...), maybe you could
> use something like an LPC2103 + M25P40 or something similar...

It's code. Ideally I'd like 256+K of flash, at least 6 slow A/Ds, 16K
of RAM and hardware SPI and I2C (both usable simultaneously, not muxed
onto the same pins).

.

Relevant Pages

  • Late Trip Report - 11 of 14 (So I cant count)
    ... Didn't have to wait very long foa a bus to get to All Star Sports. ... Alas, earwax they have no All Star Sports specific resort pins, but had a nice conversation with CM Dale, who's Earning His Ears. ... I didn't catch the name of the CM who was going to take me to my table but after a moment Ricardo came over to get me. ... He and his wife went to Shangai China for 7 days last year and will be going to Liverpool later this year for a Beatles Festival. ...
    (rec.arts.disney.parks)
  • Re: Embedded Basic interpreter recommendations?
    ... You can log into the MCU ... interactively, write and debug your program, save it to an internal flash ... filesystem, run commands in immediate mode, interactively debug, etc. ... StickOS BASIC allows you to define "pin variables" that are bound to pins ...
    (comp.arch.embedded)
  • Re: spartan 3an flash programming
    ... Be sure the FPGA Mode pins are connected right. ... to get the SPANTAN 3AN to program my internal flash? ... then re-connect the power adapter. ...
    (comp.lang.verilog)
  • sharing sdram and parallel nor flash address/data bus using xilinx edk
    ... The custom board that I am working on has a SDRAM and parallel NOR- ... FLASH, and they share the same address and data I/0 pins in the FPGA. ... SDRAM uses mpmc controller and FLASH uses xps_mch_emc controller. ...
    (comp.arch.fpga)
  • Re: sharing sdram and parallel nor flash address/data bus using xilinx edk
    ... FLASH, and they share the same address and data I/0 pins in the FPGA. ... SDRAM uses mpmc controller and FLASH uses xps_mch_emc controller. ...
    (comp.arch.fpga)