delay in altera cyclone about led

Dear all
i write a simple test for led on altera cyclone board by jtag
protocol

such as following: led[0] will shine with some frequence

reg [31:0] temp_count=0;
reg direction=1;

parameter delay=23'h600000;
always @( posedge clock)begin
if(direction==1)begin
temp_count=temp_count+1'b1;
LED[0]=1;
if(temp_count>=delay) begin
direction=0;
end
end
if(direction==0) begin
temp_count=temp_count-1'b1;
LED[0]=0;
if(!(temp_count>0)) begin
direction=1;
end
end
end
it did work after "few minutes"
why it took "few minutes" to perform well, after i bured code into
fpga completely
thanks for reply

Sincerely Chronoer

.

Relevant Pages

  • delay in altera cyclone about led
    ... ledwill shine with some frequence ... reg direction=1; ...
    (comp.arch.fpga)
  • Re: delay in altera cyclone about led
    ... ledwill shine with some frequence ... Most likely your synthesis tool ignores the 'reg direction = 1' ... initialization, and initializes it at zero instead. ...
    (comp.arch.fpga)
  • GPS 45, informations while running
    ... I wanted to know if the GARMIN GPS 45 sent data via its cable while ... running, and if so, at which frequence and what. ... Is the protocol the ... same as the download/upload one? ...
    (sci.geo.satellite-nav)
  • Registering an Application to a URL Protocol
    ... it fails to invoke my app with the predefined protocol ... Is it possible to reg an app to handle the new protocol? ...
    (microsoft.public.pocketpc.developer)
Loading