Re: ARM Interrupts
- From: "Jaba" <noway@xxxxxx>
- Date: Sat, 15 Jul 2006 11:38:48 GMT
Looking at several processors at the moment but ARM7 and Coldfire in
particular. I like the popularity of ARM and associated tools, but cant
get over the fact that the interrupt structure within them (only two
priority levels) is pants. Coldfire has 7 or 8 nestable levels.
I would appreciate anyones view on this.
The ARM7 itself is only a processor core and does not include an interrupt
controller. Most (all?) devices using the core have an external interrupt
controller that is priorities to some level. There are also some good app
notes on nesting interrupts. If you download some of the Atmel sample
programs for their SAM7 series then you can see the interrupt entry and exit
code they use. The Cortex-M3 on the other had has an integrated interrupt
controller which is fully featured.
Regards,
Richard.
http://www.FreeRTOS.org
*Now for ARM Cortex-M3!*
.
- References:
- ARM Interrupts
- From: Andrew Blackburn
- ARM Interrupts
- Prev by Date: Re: Cypress PSOC programmers please comment.
- Next by Date: Re: keil compiler
- Previous by thread: Re: ARM Interrupts
- Next by thread: Cypress PSOC programmers please comment.
- Index(es):
Relevant Pages
|