Re: Charter of newsgroup

In article <1156882054.604376.170200@xxxxxxxxxxxxxxxxxxxxxxxxxxxx>,
"linnix" <me@xxxxxxxxxxxxxxxxxx> wrote:

Is this an appropriate newsgroup to submit questions regarding PICs?

I haven't been able to find any newsgroups listed as such that are
provided by my ISP.

Al

Definitely. This is the place.

Only if you are willing to ask the same question in an auditorium full
of 500 experienced engineers.


OK, thanks. I'm overwhelmed by the response.

First question.

I want to use a real time clock for my application. I want to make the
thing as cheaply as possible so I am looking for the lowlyest (??) PIC I
can use. I have my sights set on the 12C508A.

What I want to do is use two pins for the RT clock, two for controlling
an external device, and two for communicating with the PIC from an
external terminal service, yet to be determined.

I know I may not have enough program space to do this, but I'm just
starting.

At any rate, what I want to know is this. A real time clock chip like
the NJU6355 has three pins, CE, a clock and a data I/O. Can I do a
hardware CE and still have full functionality of the RT clock using just
the clock and I/O pins?

As you can see, I run out of PIC pins if I can't.

Al
.

Relevant Pages

  • Re: need small PAL with SR latch
    ... > Its amasing just how many pins some of theses devices have, ... Asynchronous logic and loops in logic are nightmares. ... > Metastable states in asynch loops can cuase nightmares but they still have ... > loops hence the setup and min clock width timings inorder to avoid ...
    (sci.electronics.design)
  • Re: INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred .... Warning. Should I car
    ... 39-   process ... this clock on a dedicated clock routing resource. ... pins I'm using. ...
    (comp.arch.fpga)
  • Re: clock skew problems
    ... The two pins which have a different name are inputs of two BUFGMUX. ... to avoid clock problems and to keep my_clock on the global clock ... it would be fed by standard routing if the clock is generated inside ...
    (comp.arch.fpga)
  • Re: need small PAL with SR latch
    ... FPGAs are going to have a lot of pins. ... Asynchronous logic and loops in logic are nightmares. ... Metastable states in asynch loops can cuase nightmares but they still have ... loops hence the setup and min clock width timings inorder to avoid ...
    (sci.electronics.design)
  • Re: H8S 2674R All Module Clock Stop Mode??
    ... >pins were inputs). ... >standby, setting and not setting the OPE bit in the sbycr register. ... >software standby as they are in all module clock stop. ... >current consumption. ...
    (comp.arch.embedded)