cyclic redundancy check 4-bit
- From: bwv539 <bwv539@xxxxxxxxx>
- Date: 8 May 2007 08:40:47 -0700
Any standard implementation?
I need to send 4-bit messages over a very slow and noisy link, I
cannot afford 8-bit crc.
thank you.
.
- Follow-Ups:
- Re: cyclic redundancy check 4-bit
- From: Neil
- Re: cyclic redundancy check 4-bit
- From: CBFalconer
- Re: cyclic redundancy check 4-bit
- From: Vladimir Vassilevsky
- Re: cyclic redundancy check 4-bit
- Prev by Date: Re: TMS320F2812, RAM state after a RESET?
- Next by Date: Re: cyclic redundancy check 4-bit
- Previous by thread: Sync SPI data
- Next by thread: Re: cyclic redundancy check 4-bit
- Index(es):
Relevant Pages
|