Re: cyclic redundancy check 4-bit

Paul Keinanen <keinanen@xxxxxx> writes:

With very low data rates and hundreds of megabytes or PC RAM and lots
of processing power, storing a sequence of signals into RAM and
matching all possible delayed versions of the PRN key is sooner or
later going to bring up a good correlation.

Wouldn't smoke signals or carrier pigeons be faster?
.

Relevant Pages

  • Re: MIG DDR2 controller does not work (reset problems?)
    ... The Calibration process with the dummy reads can be definitely observed ... Does that mean that at least the control and the DQS signals ... sequence the controller just writes data to the RAM, ... There are indirect ways to see if the commands are correct. ...
    (comp.arch.fpga)
  • Re: 2 PICs - common RAM
    ... When the graphics controller needs the ram, it just signals the other ... simple as a signal wire from the graphics controller to the main CPU. ...
    (comp.arch.embedded)
  • Design for correct timing
    ... RAM module. ... clk - a clock signal ... first clock edge, when the signals are asserted, and a "hold ... violation" when the signals are dis-asserted. ...
    (comp.lang.verilog)
  • Re: If you dont need the WiFi-AP mode, which mobo is next best?
    ... I have three notebooks accessing the internet via wireless signals ... 1066 or better FSB capable of handling PC2 800 SDRAM ... which RAM AFTER the Corsair XMS works well with this board? ...
    (alt.comp.periphs.mainboard.asus)
  • If you dont need the WiFi-AP mode, which mobo is next best?
    ... I have three notebooks accessing the internet via wireless signals ... 1066 or better FSB capable of handling PC2 800 SDRAM ... which RAM AFTER the Corsair XMS works well with this board? ...
    (alt.comp.periphs.mainboard.asus)