Re: SHARC vs ARM dev board, audio

Jim Granville wrote:
Chris Carlen wrote:

<snip>
More power!!! That's all I want. I hope TI makes the C28xx family in at least 200, or better 225, more better 250, or even more MHz someday soon.

What would be even more cool, is an ADI DSC at 250-400MHz with the F2812-like EVMs and a SHARC-like assembly language.

Isn't the ADI BlackFIN targeting that area ?
A few years ago, ADI _did_ have some single chip FLASH DSPs, but I
believe they did not like the scaling roadmap, and so switched to
RAM based solutions.

Thus we now see BlackFIN much faster (600MHz) than any FLASH uC - most
flash controllers are significantly constrained by their flash speeds.

Yeah. Every time I look at Blackfin it seems so media-oriented. I don't recall seeing the kind of peripherals I'm after. I'll take another look this weekend if I'm bored and surfing the web. If it does have them, then the price to pay would be added complexity of needing bootloading from an external flash or other storage. That's one reason I was happy when the F2812 came out. I could focus on doing stuff right away on a 150MHz chip rather than a whole lot of groundwork just to get the thing running.

It is rare to see any 32 but uC FLASH over 100Mhz, and often
real memory bandwidth is quite a way below that, when wait states and cache effects are added.

DSCs seem to nudge that up to ~150MHz, but not showing much sign
of further steps.

I guess that will be difficult. It would still be useful to me for instance to have a chip with a block of RAM that could run say to 300-400MHz, while the integrated flash was still stuck at 50-100MHz. So there is a way for TI to scale up the speed from the F2812 without worrying about the flash.

I have 4000 lines of user interface communication and command parsing related code that works just fine in the 50-75MHz range. Then I have a couple hundred lines of fast stuff that needs to go in RAM. Seems like an Ok arrangement.

The new TI f28335 part, with FPU, seems one way to get higher 'mathpops', for a given flash speed.

I was happy to see that part, then realized that I haven't used a floating point operation in a long time. But it does have a bit more RAM, so I might end up using it just for that. It can't hurt though, to have those FPU instructions available in case.


--
Good day!

________________________________________
Christopher R. Carlen
Principal Laser&Electronics Technologist
Sandia National Laboratories CA USA
crcarleRemoveThis@xxxxxxxxxxxxxxx
NOTE, delete texts: "RemoveThis" and
"BOGUS" from email address to reply.
.

Relevant Pages

  • Re: Performance and Flash Pipelining on TI 28F12 DSPs
    ... > of "critical code" we could move to RAM. ... > from internal flash? ... Since the external RAM is as big as the internal flash, ... the timers and all other interrupts are shut off, ...
    (comp.dsp)
  • Re: Question about strange flash problem
    ... I'm seeing a strange bug with a flash chip. ... The chip is defective and acts like a RAM chip on those sectors ... It's an FPGA based system with flash and SRAM sharing the bus. ...
    (comp.arch.embedded)
  • Re: [ANNOUNCE] Ramback: faster than a speeding bullet
    ... The fact is, enterprise scale ramdisks are here now, while ... enterprise scale flash is not. ... does not approach the write performance of RAM, ... My goal is not to replace RAM with flash, but disk with flash. ...
    (Linux-Kernel)
  • Re: Relocate from nor to ddr CE 5.0
    ... programmed into flash. ... but the image info says it belongs to ram. ... Your bootloader needs to have code that recognizes if the image is ... blt CODEINRAM ...
    (microsoft.public.windowsce.platbuilder)
  • XIP vs RAM
    ... Maybe the system can even get away with the next small size RAM ... Does anyone know if/what the premimum of the "K" Strata FLASH is? ... Also what are the steps needed to transition to a XIP OS? ... >>> My bootloader create a BINFS partition and an EXTENDED partition on ...
    (microsoft.public.windowsce.platbuilder)
Loading