Re: Guidelines to shrink the PCB size

There many ways to shrink a design. As examples a switching power
supply where you can use a controller that switches at higher
frequencies to reduce magnetics size. Other aspects to consider are
the use of phyiscal package like QFN anf BGA which are smaller but
generally need a more expert setup for assembly. Our speciality of
FPGAs are often used to shrink several digital IC's into one device
saving space. When you shrink a design you will often need to use a
higher technology pcb e.g. more layers or a smaller track/gap
technology.

John Adair
Enterpoint Ltd.

On 21 Nov, 03:54, Ali <abdulra...@xxxxxxxxx> wrote:
Hello,

Are there any basic guidelines in embedded system when it comes to
shrinking the size? what are the probelms/limitations or interferences
one should consider while shrinking/sandwiching the board.

I was thinking that should be something like this:

0- Calculate the empty space in given housing. Thats the space actual
available for putting all the electronics.

1- Draft the physical dimensions of all components.

2- Now do simple PCB with few layers.
2.0- Break the PCBs in parts to fill the empty space,
connections can be done with ordinary connectors. Why not modularizing
the whole thing; LAN, Image sensor and Power circuitry etc. etc.
2.1- If the size is greater than free space then increase the
layers to adjust the components. (sure, we got to keep in mind the
heat emission and EMI if analog is involved)

3- Try to find components with different sizes with same specs.

4- And here we are in vicious cycle to fit all the thing in such a
small place , so lets start from point '2' again and keep iterating
unless we find the way-out of this puzzle.

Cheers,
ali

.

Relevant Pages

  • Re: Access, hide blank fields AND Captions
    ... I didn't design the db per se. ... This example shows how to shrink the label that was attached to the City ... If you have repeating columns (such as years or week numbers, ... When I print my report it has more blank fields than not, ...
    (microsoft.public.access.reports)
  • Re: 74LS90, 74LS92 and other TTL are OBSOLETE???
    ... the truth is that there is a need for ONLY 2 TTLs in the ... The design has also uCU, RF ASICs, and lot of other stuff like ... why we have to shrink everything we are doing in life even if there is ... Either large complex circuitry, or even dynamic reconfiguration of the ...
    (sci.electronics.components)
  • Re: Why No Process Shrink On Prior FPGA Devices ?
    ... making a mask where everything was smaller, ... The last shrink we did was 0.18u to 0.15u in Spartan 2E for cost reasons ... update all the design PAR files to match the new timing. ... Characterizing the timing on these internal lines is a pain in the ...
    (comp.arch.fpga)
  • Re: Hot do I Fix the number of records displayed on a report
    ... could you either shrink the design and then select to allow it to grown when there is 10. ... however, if you want to see blank detail lines, add five more opportunities in your form with all details blank except for the key, but if you have that field on your report, the number will show. ... The reason this is a problem, is that I actually have 3 different tables ...
    (microsoft.public.access.reports)
  • An alternative sharpening approach
    ... The beauty of this alternate approach to sharpening is that not only is ... are called 'Up contour' and 'Down contour'. ... You can see these groups and layers ... Paste buffer into new layers called shrink and grow. ...
    (comp.graphics.apps.photoshop)