Re: CPU AND peripheral clocks

Why are peripheral clocks divided by 2 or 4 or by 8 times of the CPU
clock?

Why can't they run at CPU core clock speed?

This is just a general question and not restricted to any processor or
architecture.

Its as simple as this ...PERIPHERALS ARE SLOWER than processor.
-dK

Not neccessarily, there are several AVR's implementing a PLL
which will allow a timer to run at 64 MHz, while the CPU core
is running 1-8 MHz.

Many AT91 processors implement a dual PLL, allowing the CPU
to run at one clock frequency, while other things (like USB) run
at a higher clock frequency.


--
Best Regards,
Ulf Samuelsson
This is intended to be my personal opinion which may,
or may not be shared by my employer Atmel Nordic AB


.

Relevant Pages

  • Re: DCO/VCO Fine clock output?
    ... I'm trying to figure out how to output a clock frequency depending on ... the position of a potentiometer slider. ... and you would also have to hook up a serial output ADC to digitise the pot ...
    (sci.electronics.design)
  • Combinational logic running over multiple clock cycles in Xilinx
    ... Currently our architecture consists of 1024 really fast loops, ... and loads the addition into a register. ... and Xilinx spits out a maximum clock ... value of the clock frequency obtained assumes that the addition ...
    (comp.lang.vhdl)
  • Re: AD7714 help
    ... not getting transferred on the right clock edge. ... How do I determine what the right clock frequency for the SPI transfer ... cause I have tried all the different SCLK ...
    (sci.electronics.design)
  • Re: idle state
    ... OS generally turns down the clock frequency, ... It isn't so much an instruction as it is writing data to an external ... (to the CPU) ...
    (alt.lang.asm)
  • Re: Time set backward
    ... >If POSIX has no way to discipline the clock frequency, ... POSIX makes no claim about whether the clock has any connection ...
    (comp.protocols.time.ntp)