Re: Simple Clockable Decoder Chip
- From: Tomás Ó hÉilidhe <toe@xxxxxxxxxxx>
- Date: Mon, 5 May 2008 14:12:54 -0700 (PDT)
On May 5, 9:33 pm, Eric Smith <e...@xxxxxxxxxxxx> wrote:
Tomás Ó hÉilidhe <t...@xxxxxxxxxxx> writes:
The only problem though is that I need a chip that will count to 16
instead of 10. Does anyone know of a similar chip that will cycle thru
16 different outputs?
Sure, a CPLD. Xilinx XC9536 (5V) or XC9536XL (3.3V) come to mind.
As I said elsethread, I've decided to run a 4-Bit counter into a 4-
- Re: SDRAM data garbled due to seperate PCB for SDRAM ???
... This SDR chip should tolerate a very slow clock cycle ... This AT91RM9200 has an SDRAM controller that takes ... care of all the refreshes after you feed in the proper refresh times. ...
- Re: altera question
... Cycle is refered to a program-erase cycle. ... you first program the chip with something, i.e. current design, then if you don't like it or you found a bug then you reuse the chip by erasing the chip and then you reprogram the chip again with the new content, and that is called a cycle). ... (I stopped design back when a 22V10 was a current part...) ... In there is a programmable field containing "fuses" being "blown" during programming. ...
- Re: FT2232D Async FT_Read problem
... I am up and running with the FT2232D chip and software interface. ... the RD# pin is simply putting out the clocking rate but is not ... strobe several hundred times. ...
- Re: Fast Processor Selection
... the 70% of the instructions of the C8051F133 ... run in one cycle and the theoretical max of the chip is 100 MIPS. ...