Re: ARM9 boot up

On Sep 8, 8:44 pm, "Roman Mashak" <m...@xxxxxxxx> wrote:
Hello,
You wrote  on Sat, 6 Sep 2008 08:28:49 -0700 (PDT):

 ??>> Resembles me the process of boot-up in arm7 based chips, for example
 ??>> Atmel's SAM7 series. And you didn't mention about cash operations
 ??>> during this process -- at what stage is it invovled?
l> Jeez, have you even bothered to read the ARM ARM? Cache is enabled
What is "ARM ARM" ?

I guess ARM Architecture Reference Manual.


As I mentioned in the original post, I was looking for information onhttp://infocenter.arm.combut didn't find.

l> through the MMU. MMU off at POR => cache off at POR.
Thank you, it's clear now.

Best regards, Roman Mashak

.

Relevant Pages

  • Good document on ARM cache policies w.r.t. timing?
    ... I don't mind groveling through the ARM ARM and working it out from ... entries in the TLBs so the MMU doesn't have to touch RAM to look them ... How to lock code into cache? ... Is a cache line fill aligned on a hard ...
    (comp.arch.embedded)
  • Re: Embedded linux: With or without MMU
    ... Remember, ARM was originally designed for desktop use as well, AFAIK .. ... The first ARM was for the Acorn Archimedes machines, but it did not have an MMU, and I'm not sure that it even had a cache. ... There are two ways to handle cache and MMU - you can cache by physical address (which causes slower access to the cached data, as addresses need to be translated before accessing the cache), or you can cache by virtual address. ...
    (comp.os.linux.embedded)
  • Re: Exploring Windows CE Shellcode
    ... > well xscale to be exact but thats arm v5 IIRC. ... > similar problems in your WinCE shellcode? ... Tim is flushing the cache using the following instruction: ...
    (Pen-Test)
  • Re: [PATCH 1/2] DMA buffer alignment annotations
    ... platforms that do not have coherent caches. ... as ARM, MIPS, etc... ... To get this macro, architectures have ... +share a cache line with any other data. ...
    (Linux-Kernel)
  • Re: Locking data and instruction cachelines
    ... I'm using an Intel PXA270 based ARM variant, and I noticed that the article about locking cache lines on ARM's web site seemed to indicate that one can only lock instruction cache lines on ...
    (comp.sys.arm)