Re: Next Generation of Language
- From: "Tim Bradshaw" <tfb+google@xxxxxxxx>
- Date: 11 Jan 2007 13:03:57 -0800
mark.hoemmen@xxxxxxxxx wrote:
Intel's proposed 80-core architecture will have DRAM attached to each
core -- sort of how Cell has "local stores" attached to each SPE.
That's how they plan to solve the BW problem -- amortize it over all
the cores.
Don't we call that `cache' normally? (yes, I know, they'll be *big*
caches, but only big by today's standards, in the same sense that
today's machines have as much cache as yesterday's had main memory.)
.
- Follow-Ups:
- Re: Next Generation of Language
- From: George Neuner
- Re: Next Generation of Language
- From: Pascal Bourguignon
- Re: Next Generation of Language
- References:
- Next Generation of Language
- From: sailormoontw@xxxxxxxxx
- Re: Next Generation of Language
- From: Tim Bradshaw
- Re: Next Generation of Language
- From: mark.hoemmen@xxxxxxxxx
- Next Generation of Language
- Prev by Date: Re: Making a local variable like "static" in C
- Next by Date: Re: Making a local variable like "static" in C
- Previous by thread: Re: Next Generation of Language
- Next by thread: Re: Next Generation of Language
- Index(es):
Relevant Pages
|