

Re: Guidelines to shrink the PCB size

Source: <http://coding.derkeiler.com/Archive/General/comp.arch.embedded/2007-11/msg01880.html>

- *From:* John Adair <g1@xxxxxxxxxxxxxxxxxxxx>
 - *Date:* Sat, 24 Nov 2007 07:35:55 -0800 (PST)
-

There many ways to shrink a design. As examples a switching power supply where you can use a controller that switches at higher frequencies to reduce magnetic size. Other aspects to consider are the use of physical package like QFN and BGA which are smaller but generally need a more expert setup for assembly. Our speciality of FPGAs are often used to shrink several digital IC's into one device saving space. When you shrink a design you will often need to use a higher technology pcb e.g. more layers or a smaller track/gap technology.

John Adair
Enterpoint Ltd.

On 21 Nov, 03:54, Ali <abdulra...@xxxxxxxxxx> wrote:

Hello,

Are there any basic guidelines in embedded system when it comes to shrinking the size? what are the problems/limitations or interferences one should consider while shrinking/sandwiching the board.

I was thinking that should be something like this:

0- Calculate the empty space in given housing. That's the space actually available for putting all the electronics.

1- Draft the physical dimensions of all components.

2- Now do simple PCB with few layers.

2.0- Break the PCBs in parts to fill the empty space, connections can be done with ordinary connectors. Why not modularizing the whole thing; LAN, Image sensor and Power circuitry etc. etc.

2.1- If the size is greater than free space then increase the layers to adjust the components. (sure, we got to keep in mind the heat emission and EMI if analog is involved)

3- Try to find components with different sizes with same specs.

4- And here we are in vicious cycle to fit all the thing in such a

Re: Guidelines to shrink the PCB size

small place , so lets start from point '2' again and keep iterating
unless we find the way-out of this puzzle.

Cheers,
ali